Join Books.org — it's free
Home > Books > Hierarchical Modeling for VLSI Circuit Testing

Simulation & Modeling - Software Engineering, Electronics - Circuits - VLSI
Hierarchical Modeling for VLSI Circuit Testing by Debashis Bhattacharya — book cover

Hierarchical Modeling for VLSI Circuit Testing

by Debashis Bhattacharya, John P. Hayes
Available on Bookshop Write a review

Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.

Log in to track your reading progress.

Reviews

There are no reviews yet. Log in to write one.

Book Details

Published
December 1, 2009
Publisher
Springer-Verlag New York, LLC
Pages
176
Format
Hardcover
ISBN
9780792390589

Similar books

High-Speed VLSI Interconnections
High-Speed VLSI Interconnections
Switch-Level Timing Simulation Of Mos Vls Circuits
Switch-Level Timing Simulation Of Mos Vls Circuits
Mosfet Modeling for Vlsi Simulation: Theory and Practice
Mosfet Modeling for Vlsi Simulation: Theory and Practice
Microelectronic System Interconnections: Performance and Modeling
Microelectronic System Interconnections: Performance and Modeling
Mosfet Models for Vlsi Circuit Simulation: Theory and Practice
Mosfet Models for Vlsi Circuit Simulation: Theory and Practice
From Contamination to Defects, Faults and Yield Loss: Simulation and Applications
From Contamination to Defects, Faults and Yield Loss: Simulation and Applications
Introduction to VLSI Circuits and Systems
Introduction to VLSI Circuits and Systems
R-Trees: Theory and Applications
R-Trees: Theory and Applications
Algorithms For Vlsi Design Automation
Algorithms For Vlsi Design Automation
Contemporary Logic Design
Contemporary Logic Design