Join Books.org — it's free
Home > Books > Algorithmic Aspects of VLSI Layout

Electronics - Circuits - Integrated, Mathematical Analysis - General & Miscellaneous, CAD/CAM Related Product Design, Electronics - Circuits - VLSI, Mathematical Programming & Operations Research, CAD/CAM
Algorithmic Aspects of VLSI Layout by M. Sarrafzadeh, D. T. Lee — book cover

Algorithmic Aspects of VLSI Layout

by M. Sarrafzadeh, D. T. Lee
Available on Bookshop Write a review

Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.

Log in to track your reading progress.

Reviews

There are no reviews yet. Log in to write one.

Book Details

Published
November 28, 1993
Publisher
World Scientific Publishing Company, Incorporated
Pages
397
Format
Hardcover
ISBN
9789810214883

Similar books

Algorithms For Vlsi Design Automation
Algorithms For Vlsi Design Automation
Algorithms for VLSI Physical Design Automation
Algorithms for VLSI Physical Design Automation
Evolutionary Algorithms for VLSI CAD
Evolutionary Algorithms for VLSI CAD
Leaf Cell and Hierarchical Compaction Techniques
Leaf Cell and Hierarchical Compaction Techniques
Correct Hardware Design and Verification Methods
Correct Hardware Design and Verification Methods
High-Performance Digital Vlsi Circuit Design
High-Performance Digital Vlsi Circuit Design
Correct Hardware Design and Verification Methods
Correct Hardware Design and Verification Methods
Digital Timing Macromodeling For Vlsi Design Verification
Digital Timing Macromodeling For Vlsi Design Verification
Principles of Verifiable RTL Design : A Functional Coding Style Supporting Verification Processes in Verilog
Principles of Verifiable RTL Design : A Functional Coding Style Supporting Verification Processes in Verilog
Formal Vlsi Correctness Verification: Vlsi Design Methods II Proceedings of the Ifip Wg 10.2/Wg 10.5 International Workshop on Applied Formal Meth
Formal Vlsi Correctness Verification: Vlsi Design Methods II Proceedings of the Ifip Wg 10.2/Wg 10.5 International Workshop on Applied Formal Meth