Join Books.org — it's free

Technology, Electronics
From Contamination to Defects, Faults and Yield Loss by Jitendra B. Khare β€” book cover

From Contamination to Defects, Faults and Yield Loss

by Jitendra B. Khare, Wojciech Maly
Available on Bookshop Write a review

Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.

Log in to track your reading progress.

Synopsis

Over the years there has been a large increase in the functionality available on a single integrated circuit. This has been mainly achieved by a continuous drive towards smaller feature sizes, larger dies, and better packing efficiency. However, this greater functionality has also resulted in substantial increases in the capital investment needed to build fabrication facilities. Given such a high level of investment, it is critical for IC manufacturers to reduce manufacturing costs and get a better return on their investment. The most obvious method of reducing the manufacturing cost per die is to improve manufacturing yield.
Modern VLSI research and engineering (which includes design manufacturing and testing) encompasses a very broad range of disciplines such as chemistry, physics, material science, circuit design, mathematics and computer science. Due to this diversity, the VLSI arena has become fractured into a number of separate sub-domains with little or no interaction between them. This is the case with the relationships between testing and manufacturing.
From Contamination to Defects, Faults and Yield Loss: Simulation and Applications focuses on the core of the interface between manufacturing and testing, i.e., the contamination-defect-fault relationship. The understanding of this relationship can lead to better solutions of many manufacturing and testing problems.
Failure mechanism models are developed and presented which can be used to accurately estimate probability of different failures for a given IC. This information is critical in solving key yield-related applications such as failure analysis, fault modeling and design manufacturing.

Booknews

Focuses on the interface between the manufacture and testing of integrated circuits, the relationship among contamination, defects, faults, and loss of yield from the production line, asserting that an understanding of that relationship can lead to better solutions to many problems such as contamination control, yield estimation, defect diagnosis, fault modeling, and estimating defect coverage. The approach derives from a relatively large scale operation at the Center for Rapid Yield Learning at Carnegie Mellon University. Double spaced. Annotation c. Book News, Inc., Portland, OR (booknews.com)

Reviews

There are no reviews yet. Log in to write one.

Book Details

Published
April 1, 1996
Publisher
Springer-Verlag New York, LLC
Format
Hardcover
ISBN
9780792397144

More by Jitendra B. Khare

Similar books