Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.
Overview
Recently, there has been a trend toward processor design based on the RISC (Reduced Instruction Set Computer) model: Example RISC processors are the MIPS, SPARC, PowerPC, ARM, and even Intelβs 64-bit processor Itanium.
This guidebook provides an accessible and all-encompassing compendium on RISC processors, introducing five RISC processors: MIPS, SPARC, PowerPC, ARM, and Itanium. Initial chapters explain the differences between the CISC and RISC designs and clearly discuss the core RISC design principles. The text then integrates instruction on MIPS assembly language programming, thereby enabling readers to concretely grasp concepts and principles introduced earlier. Readers need only have a basic knowledge of any structured, high-level language to obtain the full benefits here.
Features:
*Includes MIPS simulator (SPIM) download instructions, so that readers can get hands-on assembly language programming experience
*Presents material in a manner suitable for flexible self-study
β’ Assembly language programs permit reader executables using the SPIM simulator
β’ Integrates core concepts to processor designs and their implementations
β’ Supplies extensive and complete programming examples and figures
β’ Contains chapter-by-chapter overviews and summaries
* Provides source code for the MIPS language at the bookβs website
Guide to RISC Processors provides a uniquely comprehensive introduction and guide to RISC-related concepts, principles, design philosophy, and actual programming, as well as the all the popular modern RISC processors and their assembly language. Professionals, programmers, and students seeking an authoritative and practical overview of RISC processors and assembly language programming will find the guide an essential resource.
Sivarama P. Dandamudi is a professor of computer science at Carleton University in Ottawa, Ontario, Canada, as well as associate editor responsible for computer architecture at the International Journal of Computers and Their Applications. He has more than two decades of experience teaching about computer systems and organization.
Key Topics
* Processor design issues
* Evolution of CISC and RISC processors
* MIPS, SPARC, PowerPC, Itanium, and ARM architectures
* MIPS assembly language
* SPIM simulator and debugger
* Conditional execution
* Floating-point and logical and shift operations
* Number systems
Computer Architecture/Programming
Beginning/Intermediate Level
Synopsis
Recently, there's been a trend toward processors based on the RISC (Reduced Instruction Set Computer) design: Some example RISC processors are the MIPS, SPARC, PowerPC, ARM, and even Intel’s 64-bit processor Itanium.
This guidebook provides an accessible and all-encompassing compendium on RISC processors, introducing five RISC processors: MIPS, SPARC, PowerPC, ARM and Itanium. Initial chapters explain the differences between the CISC and RISC designs, and one clearly discusses the RISC design principles. Roughly the second half of the book is dedicated to MIPS assembly language programming, thereby enabling readers to grasp the concepts discussed in the first half.
Topics and features:
*Includes MIPS simulator (SPIM) download instructions, so that readers can get hands-on assembly language programming experience
*Presents material in a manner suitable for self-study, using several examples in each chapter
• Assembly language programs permit reader executables using the SPIM simulator
• Integrates core concepts to processor designs and their implementations
• Supplies extensive programming examples and figures
• Each chapter begins with an overview and ends with a summary
Guide to RISC Processors provides a uniquely comprehensive introduction and guide to RISC-related concepts, principles, design philosophy, and actual programming, as well as the all the popular modern RISC processors and their assembly language. Professionals and programmers seeking an authoritative and practical overview of RISC processors will find the guide an essential resource, and students in computer architecture and other courses will regard it as an important reference tool.