Join Books.org — it's free

Electrical & Electronic Engineering, Electrical & Electronic Engineering, Software Engineering
High Speed VLSI Interconnections : Modeling, Analysis, and Simulation by Ashok K. Goel β€” book cover

High Speed VLSI Interconnections : Modeling, Analysis, and Simulation

by Ashok K. Goel
Write a review
Log in to track your reading progress.

Overview

High-Speed VLSI Interconnections is the first and only book of its kind. It focuses on a variety of numerical and computer techniques used for the modeling, analysis, and simulation of phenomena that have become major factors in the evolution of very high speed integrated circuit VHSIC technology. Separate chapters are devoted to: parasitic effects such as capacitances and inductances, crosstalk, propagation delays, and electro-migration-induced failure, all of which are associated with VLSI interconnections. The final chapter discusses three interconnection technologies that may shape the future of integrated circuits. Each chapter is self-contained and can be read independently but also functions as part of a coherent overall presentation. Several techniques are provided for the analysis of each interconnection characteristic, and numerous illustrations provide the results of computer simulations. Challenging exercises at the end of each chapter are designed to help students gain further insight into the material presented. End-of-chapter appendices contain source codes of several computer programs for simulating VLSI interconnections. An excellent graduate-level text, High-Speed VLSI Interconnections offers a clear and accessible presentation of information that is not otherwise available in book form. As a professional reference, it is an indispensable source for researchers and engineers who seek a fuller understanding of this complex subject. It will also be of immense help to chip designers in developing VLSI interconnections with reduced parasitics, crosstalk, delay, and failure.

Reviews

There are no reviews yet. Log in to write one.

Editorials

Booknews

Growing demand for higher speed and smaller chips has lead to interconnections in multilevel and multilayer configurations, but the size, power consumption, clock frequency, and reliability of these complex digital systems can be adversely affected by parasitic effects, crosstalk, propagation, delays, and electromigration-induced failure. The author offers techniques for the modeling, analysis, simulation, and reduction of these phenomena. Annotation c. Book News, Inc., Portland, OR (booknews.com)

Book Details

Published
May 6, 1994
Publisher
Wiley-Blackwell
Pages
622
Format
Hardcover
ISBN
9780471571223

More by Ashok K. Goel

Similar books