Join Books.org — it's free

Modeling Microprocessor Performance by Bibiche Geuskens β€” book cover
Computers & the Internet, Microprocessors

Modeling Microprocessor Performance

by Bibiche Geuskens, Kenneth Rose
Available on Bookshop Write a review

Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.

Log in to track your reading progress.

Synopsis

Modeling Microprocessor Performance focuses on the development of a design and evaluation tool, named RIPE (Rensselaer Interconnect Performance Estimator). This tool analyzes the impact on wireability, clock frequency, power dissipation, and the reliability of single chip CMOS microprocessors as a function of interconnect, device, circuit, design and architectural parameters. It can accurately predict the overall performance of existing microprocessor systems. For the three major microprocessor architectures, DEC, PowerPC and Intel, the results have shown agreement within 10% on key parameters.
The models cover a broad range of issues that relate to the implementation and performance of single chip CMOS microprocessors. The book contains a detailed discussion of the various models and the underlying assumptions based on actual design practices. As such, RIPE and its models provide an insightful tool into single chip microprocessor design and its performance aspects. At the same time, it provides design and process engineers with the capability to model, evaluate, compare and optimize single chip microprocessor systems using advanced technology and design techniques at an early design stage without costly and time consuming implementation.
RIPE and its models demonstrate the factors which must be considered when estimating tradeoffs in device and interconnect technology and architecture design on microprocessor performance.

Booknews

Presents the development of a design and evaluation tool named RIPE (Rensselaer Interconnect Performance Estimator), which design and process engineers can use for modeling at an early stage of microprocessor design. The program analyzes the impact on size, wireability, clock frequency, power dissipation and reliability of single chip CMOS microprocessors as a function of interconnect, device, circuit, design and architectural parameters. The book describes various models and underlying assumptions used in RIPE version 3.0, and offers a website to examine the program. The content is based entirely on doctoral work done at Rensselaer Polytechnic Institute, Troy, NY. Annotation c. by Book News, Inc., Portland, Or.

Reviews

There are no reviews yet. Log in to write one.

Book Details

Published
November 1, 2007
Publisher
Springer-Verlag New York, LLC
Format
Hardcover
ISBN
9780792382140

Similar books