Join Books.org — it's free

Electrical & Electronic Engineering, Electrical & Electronic Engineering, Hardware Related Programming
Verilog-2001 by Stuart Sutherland β€” book cover

Verilog-2001

by Stuart Sutherland
Available on Bookshop Write a review

Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.

Log in to track your reading progress.

Overview

The IEEE 1364-2001 standard, nicknamed 'Verilog-2001', is the first major update to the Verilog language since its inception in 1984. This book presents 45 significant enhancements contained in Verilog-2001 standard. A few of the new features described in this book are:

  • ANSI C style port declarations for modules, primitives, tasks and functions;
  • Automatic tasks and functions (re-entrant tasks and recursive functions);
  • Multidimensional arrays of any data type, plus array bit and part selects;
  • Signed arithmetic extensions, including signed data types and sign casting;
  • Enhanced file I/O capabilities, such as $fscanf, $fread and much more;
  • Enhanced deep submicron timing accuracy and glitch detection;
  • Generate blocks for creating multiple instances of modules and procedures;
  • Configurations for true source file management within the Verilog language.
This book assumes that the reader is already familiar with using Verilog. It supplements other excellent books on how to use the Verilog language, such as The Verilog Hardware Description Language, by Donald Thomas and Philip Moorby (Kluwer Academic Publishers, ISBN: 0-7923-8166-1) and Verilog Quickstart: A Practical Guide to Simulation and Synthesis, by James Lee (Kluwer Academic Publishers, ISBN: 0-7923-8515-2).

Synopsis

The IEEE 1364-2001 standard, nicknamed `Verilog-2001', is the first major update to the Verilog language since its inception in 1984. This book presents 45 significant enhancements contained in Verilog-2001 standard. A few of the new features described in this book are:

  • ANSI C style port declarations for modules, primitives, tasks and functions;
  • Automatic tasks and functions (re-entrant tasks and recursive functions);
  • Multidimensional arrays of any data type, plus array bit and part selects;
  • Signed arithmetic extensions, including signed data types and sign casting;
  • Enhanced file I/O capabilities, such as $fscanf, $fread and much more;
  • Enhanced deep submicron timing accuracy and glitch detection;
  • Generate blocks for creating multiple instances of modules and procedures;
  • Configurations for true source file management within the Verilog language.
This book assumes that the reader is already familiar with using Verilog. It supplements other excellent books on how to use the Verilog language, such as The Verilog Hardware Description Language, by Donald Thomas and Philip Moorby (Kluwer Academic Publishers, ISBN: 0-7923-8166-1) and Verilog Quickstart: A Practical Guide to Simulation and Synthesis, by James Lee (Kluwer Academic Publishers, ISBN: 0-7923-8515-2).

Booknews

The IEEE 1364-2001 standard, Verilog 2001, is the first major update to the Verilog language since its inception in 1984. This book presents 45 significant enhancements contained in the Verilog 2001 standard. Descriptions of new features are presented, along with ideas of how they can be useful in modeling and verifying designs. The description of each enhancement includes a note on whether the enhancement should be supported by synthesis tools. The reader is assumed to be familiar with Verilog. Sutherland is a member of the IEEE Verilog Standards Committee. Annotation c. Book News, Inc., Portland, OR (booknews.com)

Reviews

There are no reviews yet. Log in to write one.

Editorials


The IEEE 1364-2001 standard, Verilog 2001, is the first major update to the Verilog language since its inception in 1984. This book presents 45 significant enhancements contained in the Verilog 2001 standard. Descriptions of new features are presented, along with ideas of how they can be useful in modeling and verifying designs. The description of each enhancement includes a note on whether the enhancement should be supported by synthesis tools. The reader is assumed to be familiar with Verilog. Sutherland is a member of the IEEE Verilog Standards Committee. Annotation c. Book News, Inc., Portland, OR (booknews.com)

Book Details

Published
October 1, 2001
Publisher
Springer-Verlag New York, LLC
Pages
146
Format
Hardcover
ISBN
9780792375685

More by Stuart Sutherland

Similar books