Join Books.org — it's free

Hardware Related Programming - General & Miscellaneous, Electronics - Semiconductors
Verilog HDL: A Guide in Digital Design and Synthesis by Samir Palnitkar β€” book cover

Verilog HDL: A Guide in Digital Design and Synthesis

by Samir Palnitkar
Write a review
Log in to track your reading progress.

Overview

Verilog HDL is a language for digital design engineers that is used to design and document electronic systems. Verilog HDL allows designers to design at various levels of abstraction. It is the most widely used HDL (Hardware Description Language) with a user community of more than 50,000 active designers. KEY TOPICS: Palnitkar covers the gamut of Verilog HDL fundamentals, such as gate, RTL, and behavioral modeling, all the way to advanced concepts, such as timing simulation, switch level modeling, PLI, and logic synthesis. MARKET: The book is intended primarily for beginners and intermediate-level Verilog users. However, for advanced Verilog users, the broad coverage of topics makes it an excellent reference book to be used in conjunction with the manuals and training materials of Verilog-based products.

About the Author, Samir Palnitkar

About the Author

Samir Palnitkar is a recognized authority on Verilog HDL, modeling, verification, logic synthesis, and EDA-based methodologies in digital design. He has worked extensively with design and verification on various successful microprocessor, ASIC, and system projects. He was the lead developer of the Verilog framework for the shared memory, cache coherent, multiprocessor architecture, popularly known as the UltraSPARCTM Port Architecture, defined for Sun's next generation UltraSPARC-based desktop systems. Besides the UltraSPARC CPU, he has worked on a number of diverse design and verification projects at leading companies including Cisco, Philips, Mitsubishi, Motorola, National, Advanced Micro Devices, and Standard Microsystems.

Reviews

There are no reviews yet. Log in to write one.

Editorials

From Barnes & Noble

The Barnes & Noble Review
Samir Palnitkar wrote the standard reference for Verilog HDL. His second edition improves upon the first, enhanced with the results of his design and verification experience over the last six years. With this added depth and richness, it's become an even better guide for working in digital design with hardware description language (HDL).

Not only is this a handy reference, but the second edition includes IEEE 1364-2001 additions. It also presents insights into verification. For instance, the first part (containing nine chapters and a nice collection of exercises at the end of each chapter) covers all information that a new user needs to build small Verilog models and run simulations. Part Two (Chapters 10Β–15) contains the advanced concepts a Verilog user needs to graduate from small Verilog models to larger designs. Finally, Part Three (containing six appendices) contains very useful information, such as strength-level modeling, a list of programming language interface (PLI) routines, formal syntax definition, Verilog tidbits, and large Verilog examples. The CD-ROM that accompanies the book features an excellent Verilog simulator with a graphical user interface and examples that contain the source code.

This book is not designed to teach you Verilog HDL but to enhance what you already know as a student or an avid reader. For anyone working in the digital design field, it is a must. John Vacca

John Vacca, the former computer security official (CSO) for NASA's space station program (Freedom), has written 38 books about advanced storage, computer security, and aerospace technology.

Book Details

Published
February 21, 2003
Publisher
Prentice Hall
Pages
450
Format
Hardcover
ISBN
9780130449115

More by Samir Palnitkar

Similar books