Mathematical Modeling - Engineering & Technology, Electronics - Circuits - VLSI

VLSI Planarization Methods, Models, Implementation

Name: VLSI Planarization Methods, Models, Implementation
Author: V. Feinberg, A. Levin, E. I. Rabinovich
ISBN: 9780792345107

by V. Feinberg, A. Levin, E. I. Rabinovich

Available on Bookshop Write a review

Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.

Overview

VLSI planarization is one of the basic stages of the so-called topological approach to VLSI design. This book considers the intense recent development in this field. Although it features an analysis of the problem and the results of different authors are classified and generalized, this volume is mainly based on the investigations conducted by the present authors during the last fifteen years. This included work in the field of design and research in mathematical methods applied to the mentioned approach for computer-aided design, and in the field of designing concrete industrial design systems. The theory and methods discussed here may be applied to printed-circuit boards, hybrid circuits, etc. This work concentrates on 'essentially' hypergraph models of electric circuits and their planarization techniques. It is just this aspect of the topological approach to design that has not been adequately investigated before. Audience: This book will be of interest to theoretical and applied mathematicians whose work involves VLSI design, algorithms, graph theory and complexity theory, and EDA tools developers.

Reviews

There are no reviews yet. Log in to write one.

Editorials

Booknews

Based on original research as well as the literature, describes recent developments in one of the basic stages of the topological approach to VLSI design: embedding a VLSI in the plane by different criteria, such as minimizing the number of connectors, the total length of connectors, and the number of over-the- element routes. Concentrates on essentially hypergraph models of electric circuits and their planarization techniques, based on the notion that a hypergraph language offers the most adequate representation of a circuit's structure. Of interest to theoretical and applied mathematicians working in VLSI design, algorithms, graph theory, or complexity theory. Annotation c. by Book News, Inc., Portland, Or.