Electronics - Circuits - VLSI
System-on-Chip Test Architectures: Nanometer Design for Testability
Laung-Terng Wang, Charles E. Stroud, Nur Touba, Nur A. Touba
Available on Bookshop
Write a review
Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.
Log in to track your reading progress.
Readers discussing System-on-Chip Test Architectures: Nanometer Design for Testability — questions, passages they’re puzzling over, and what to read next. Log in to read full threads and join in.
Start a discussion about this book
No discussions about this book yet.
Be the first — share a question, a passage, or a thought about System-on-Chip Test Architectures: Nanometer Design for Testability.