Join Books.org — it's free
Home > Books > Verification by Error Modeling: Using Testing Techniques in Hardware Verification

Verification by Error Modeling: Using Testing Techniques in Hardware Verification by Radecka, Katarzyna , Zilic, Zeljko — book cover
Electronics - Circuits - Integrated, CAD/CAM Related Product Design, Computer Mathematics, Electronics - Circuits - VLSI, CAD/CAM

Verification by Error Modeling: Using Testing Techniques in Hardware Verification

by Radecka, Katarzyna, Zilic, Zeljko
Write a review
Log in to track your reading progress.
Readers discussing Verification by Error Modeling: Using Testing Techniques in Hardware Verification — questions, passages they’re puzzling over, and what to read next. Log in to read full threads and join in.

Start a discussion about this book

No discussions about this book yet.

Be the first — share a question, a passage, or a thought about Verification by Error Modeling: Using Testing Techniques in Hardware Verification.