Join Books.org — it's free
Home > Books > Yield Simulation for Integrated Circuits

Yield Simulation for Integrated Circuits by Walker, D. M. — book cover
Computer Science & Combinatorics, Electronics - Circuits - VLSI, Mathematical Programming & Operations Research

Yield Simulation for Integrated Circuits

by Walker, D. M.
Available on Bookshop Write a review

Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.

Log in to track your reading progress.

Reviews

There are no reviews yet. Log in to write one.

Book Details

Published
December 10, 2010
Publisher
Springer-Verlag New York, LLC
Pages
220
Format
Paperback
ISBN
9781441952011

Similar books

Discrete Relaxation Techniques
Discrete Relaxation Techniques
Algorithms For Vlsi Design Automation
Algorithms For Vlsi Design Automation
Algorithms for VLSI Physical Design Automation
Algorithms for VLSI Physical Design Automation
Relaxation Techniques for the Simulation of VLSI Circuits
Relaxation Techniques for the Simulation of VLSI Circuits
Statistical Approach to Vlsi
Statistical Approach to Vlsi
Combinatorial Algorithms for Integrated Circuit Layout
Combinatorial Algorithms for Integrated Circuit Layout
Single-Layer Wire Routing and Compaction
Single-Layer Wire Routing and Compaction
Algorithmic Aspects of VLSI Layout
Algorithmic Aspects of VLSI Layout
Evolutionary Algorithms for VLSI CAD
Evolutionary Algorithms for VLSI CAD
Reliability Assessment Using Stochastic Finite Element Analysis
Reliability Assessment Using Stochastic Finite Element Analysis