Join Books.org — it's free
Home > Books > Formal Specification and Verification in VLSI Design

Electronics - Circuits - Integrated, CAD/CAM Related Product Design, Electronics - Circuits - VLSI, CAD/CAM
Formal Specification and Verification in VLSI Design by Bruce Davie — book cover

Formal Specification and Verification in VLSI Design

by Bruce Davie
Available on Bookshop Write a review

Books.org participates in affiliate programs including Bookshop.org and the Amazon Services LLC Associates Program. We may earn a commission from qualifying purchases made through links on this page, at no additional cost to you.

Log in to track your reading progress.

Reviews

There are no reviews yet. Log in to write one.

Book Details

Published
January 31, 1991
Publisher
Edinburgh University Press
Pages
192
Format
Hardcover
ISBN
9780748601592

Similar books

Correct Hardware Design and Verification Methods
Correct Hardware Design and Verification Methods
High-Performance Digital Vlsi Circuit Design
High-Performance Digital Vlsi Circuit Design
Correct Hardware Design and Verification Methods
Correct Hardware Design and Verification Methods
Digital Timing Macromodeling For Vlsi Design Verification
Digital Timing Macromodeling For Vlsi Design Verification
Principles of Verifiable RTL Design : A Functional Coding Style Supporting Verification Processes in Verilog
Principles of Verifiable RTL Design : A Functional Coding Style Supporting Verification Processes in Verilog
Formal Vlsi Correctness Verification: Vlsi Design Methods II Proceedings of the Ifip Wg 10.2/Wg 10.5 International Workshop on Applied Formal Meth
Formal Vlsi Correctness Verification: Vlsi Design Methods II Proceedings of the Ifip Wg 10.2/Wg 10.5 International Workshop on Applied Formal Meth
High-Level Test Synthesis of Digital VLSI Circuits
High-Level Test Synthesis of Digital VLSI Circuits
Integrated Circuit and System Design : Power and Timing Modeling, Optimization and Simulation; 14th International Workshop, Patmos 2004, Santorini, Greece, September 15-17, 2004, Proceedings
Integrated Circuit and System Design : Power and Timing Modeling, Optimization and Simulation; 14th International Workshop, Patmos 2004, Santorini, Greece, September 15-17, 2004, Proceedings
Algorithmic Aspects of VLSI Layout
Algorithmic Aspects of VLSI Layout
Verification by Error Modeling: Using Testing Techniques in Hardware Verification
Verification by Error Modeling: Using Testing Techniques in Hardware Verification